Abstract-We present a data-calibrated compact model of carbon nanotube (CNT) FETs (CNFETs), including contact resistance, direct source-to-drain, and band-to-band tunneling currents. The model captures the effects of dimensional scaling and performance degradations due to parasitic effects, and is used to study the tradeoffs between the drive current and the leakage current of CNFETs according to the selection of CNT diameter, CNT density, contact length, and gate length for a target contacted gate pitch. We describe a co-optimization study of CNFET device parameters near the limits of scaling with physical insight, and project the CNFET performance at the 5-nm technology node with an estimated contacted gate pitch of 31 nm. Based on the analysis, including parasitic resistance, capacitance, and tunneling leakage current, a CNT density of 180 CNTs/µm will enable the CNFET technology to meet the International Technology Roadmap for Semiconductors target of drive current (1.33 mA/µm), which is within reach of modern experimental capabilities.
technology nodes [1] [2] [3] owing to CNTs' near-ballistic carrier transport [4] , [5] and ultrathin body (1-2 nm), which provides a superior electrostatic control over the channel and enables further scaling of the gate length (L g ) below 10 nm [3] , [6] . While CNFETs have superior intrinsic electronic properties, they suffer from imperfections, such as the difficulty of acquiring extremely high-purity semiconducting CNTs [7] , hysteresis of the current-voltage (I -V ) characteristics [8] , and variations of material and devices [9] . Techniques to overcome these imperfections at the system level have been reported in [10] at modest cost of area and energy consumption.
In this paper, we focus on two specific issues: 1) parasitic metal-CNT contact resistance (R c ) and 2) direct source-todrain tunneling (SDT) current (I SDT ). 1 Obtaining low R c between metals and low-dimensional materials has been recognized as one of the most challenging yet critical requirements for high-performance transistors [11] , [12] . Furthermore, as L g scales below 10 nm, I SDT may become significant and cause high leakage power [2] , [13] , [14] . While previous works employed rigorous yet computationally intensive modeling methods to study these issues [2] , [15] , here, we develop analytical models for R c and I SDT in CNFETs and study their impacts on the device performance. This paper is organized as follows: models for R c and I SDT calibrated to the experiments and numerical simulations are described in Sections II and III, respectively. These extrinsic elements are then integrated with the intrinsic model developed in [16] based on the virtualsource (VS) approach to arrive at a complete VS-CNFET model; in Section IV, the CNFET performance is evaluated at the 5-nm technology node corresponding to a contacted gate pitch L pitch = 31 nm and metal-1 pitch L M1 = 25.2 nm. By comparing the drive current against the 2013 International Technology Roadmap for Semiconductors (ITRS) target [17] , the requirements of the CNT density for CNFETs are presented as a guide for technology development; in Section V, we discuss the assumptions of the model and analysis as well as suggestions for future experimental works. The models presented in this paper are calibrated to the data from the experiments and numerical simulations based on nonequilibrium Green's function (NEGF) quantum transport. Therefore, this paper aims to provide realistic insight into the potentials and challenges of the CNFET technology. Due to the limited space, the complete derivation of all the equations is detailed in [31] ; here, we only discuss the physics and key results.
II. PARASITIC RESISTANCE
The CNFET parasitic resistance considered in this paper consists of two components: 1) the parasitic metal-CNT contact resistance (R c ) and 2) the resistance in the source/ drain (S/D) extensions (R ext ), as shown in Fig. 1 . In general, the metal-CNT R c is determined by three factors: 1) Schottky barrier height (φ b ); 2) interface quality (i.e., metal-CNT adhesion); and 3) physical contact length (L c ). In [18] , the Fermi-level pinning is predicted to be insignificant in the metal-CNT contacts, and thus φ b is proportional to the CNT bandgap (E g ) [19] 
where E p = 3 eV is the tight-binding parameter, a cc = 0.142 nm is the carbon-carbon distance in CNTs, and d is the CNT diameter. Corrections to (1) could be made due to bandgap renormalization as discussed in [16] , but they do not alter the core of the model presented here. Chen et al. [20] experimentally demonstrated an exponential increase in R c with 1/d, attributed to the increase in φ b ; other authors showed that lower R c can be achieved with Pd rather than Au contacts, despite their similar work functions [4] , [21] . This advantage is attributed to better wettability at the Pd-CNT interface, the importance of which was also clarified by a recent study with several contact metals [22] . In the models presented here, we include the dependence of R c on d, but not that of the interface wettability or adhesion (which could also be influenced by polymer residue from fabrication); the dependence of R c on L c was experimentally studied in [22] and [23] , and can be phenomenologically modeled by the transmission line model [25] where L T is the current transfer length, R Q = h/(4q 2 ) ≈ 6.5 k is the quantum resistance of the CNT (lowest band, doubly degenerate with two spins), q is the elementary charge, h is Planck's constant, λ c is the charge carrier mean-freepath (MFP) in the CNT under the metal contact, and g c is the coupling conductance between the CNT and the metal contact. Note that in (2a), R Q is subtracted on the right-hand side because R Q is considered the intrinsic property associated with the interfaces between the 1-D CNT channel with the metal S/D contacts [24] . As a result, R c is a parasitic component. In [25] , λ c and g c are constant empirical parameters; whereas, in this paper, g c is related to φ b so as to account for the experimental observation of the increase in R c as d decreases [20] by
where φ m and φ s are work functions of the contact metal and the CNT, respectively, and g co and E 00 are empirical parameters. In analogy to the calculation of transmission coefficient through a metal-to-bulk-semiconductor Schottky contact [26] , the E 00 value in (3a) characterizes the width of the energy barrier at metal-to-bulk-semiconductor interface: 1) the smaller the E 00 value; 2) the wider the barrier; and 3) the more sensitive the g c value to the φ b value. Note that (3b) is for p-type contacts. For n-type contacts, (3b) should be modified to
There are three empirical parameters to be determined in (2) and (3): 1) λ c ; 2) g co ; and 3) E 00 . The extraction of these three parameters goes as follows.
1) The R c value calculated by (2) and (3) is included into the intrinsic current model described in [16] to generate the ON-state current (I ON ) compared against the data from [20] in Fig. 2(a) . From the slope of I ON versus 1/d, E 00 = 32 meV is extracted. 2) Equation (2) is fitted to the R c versus L c data from [23] in Fig. 2(b) , where λ c = 380 nm and g c = 2 μS/nm are extracted (same as the result in [25] ) for d = 1.2 nm with Pd as the contact metal. 3) Substituting φ m = 5.1 eV for Pd, φ s = 4.7 eV for intrinsic CNTs, E g = 0.71 eV for d = 1.2 nm, and g c = 2 μS/nm into (3a) and (3b), g co = 0.49 μS/nm is obtained. In Fig. 2(a) , we observe that the I ON drops even faster as 1/d increases beyond a certain point 
where G is the CNT conductance at low fields, L ext is the length of the S/D extensions (see Fig. 1 ), E c is the conduction band (CB) edge, E F is the Fermi level, E is the energy of free electrons referenced to E c , f is the Fermi-Dirac distribution function, g(E) is the CNT density of states, n sd is the doping density in the S/D extensions, and λ i is the carrier MFP in CNTs representing the aggregate effect of optical phonon and acoustic phonon scattering as introduced in [27] . R Q is subtracted from 1/G in (4a) because G is the total conductance including the contact resistance, which has already been considered in the R c model. Because λ i has a complex expression [27] , (4b) cannot be integrated analytically. Therefore, an empirical expression of R ext is employed here
where R ext0 , α d , and α n are the empirical fitting parameters. The form of (5) is inspired by the observations that: 1) for heavily doped CNTs, the carrier transport becomes more diffusive, and thus R ext ∝ L ext /n sd in a manner analogous to the Drude model and 2) λ i is proportional to d according to [27] . Equation (5) is then fitted to the numerical results given by (4), as shown in Fig. 4 , where R ext0 = 35 , α d = 2, and α n = 2.1 are extracted. Equation (5) agrees well with (4) at low n sd region but underestimates R ext at high n sd region. However, when n sd is large, R ext R c , so the discrepancy is negligible. The dashed lines in Fig. 4 represent the results when λ i is a constant instead of being dependent on energy and CNT diameter. In such a case, R ext exhibits less sensitivity to d and higher sensitivity to n sd .
III. TUNNELING LEAKAGE CURRENT
According to the 2013 ITRS projections [17] , the L g values of MOSFETs should eventually scale below 10 nm. At such a small L g , quantum mechanical tunneling from the source to drain becomes appreciable. Several simulation works predicted that at L g ≈ 5-10 nm, I SDT will become prominent and severely degrade the subthreshold swing (SS) of MOSFETs [2] , [13] , [14] . Nonetheless, observation of SDT has been reported only in a few experiments, e.g., a Si MOSFET with L g = 8 nm, using temperature-dependent measurements [28] . Whether the ultimate scaling limit of L g is set by I SDT is still not clear because of the lack of experimental evidence, and because the answer also depends on the precise geometry of the FET. However, to fully exploit the excellent electrostatic control of the ultrathin CNTs, the L g value of CNFETs is likely to be aggressively scaled down until the leakage current becomes intolerable. It is thus important to develop a model that consider the impact of I SDT in the sub-10-nm technology nodes.
Two tunneling mechanisms are considered here: 1) SDT and 2) band-to-band tunneling (BTBT) at the drain side. The SDT can be further divided into two parts: 1) the intraband SDT (intra-SDT), the tunneling from CB to CB, and 2) the inter-band SDT (inter-SDT), the tunneling from CB to valence band (VB) to CB. The BTBT is the tunneling from source VB to drain CB, as shown in Fig. 5 . While n-type FETs are used as examples throughout this paper, the model can be easily applied to p-FETs by properly changing the polarity of the terminal voltages, due to the symmetry of the CNT CB and VB. All tunneling currents are computed by the 1-D Landauer formula [24] . CB profile calculated by the numerical simulation (circles) [30] . The three analytical models. RECT: rectangular E c profile. EXPS: two connected exponential functions given by (9) . PIECE: piecewise function given by (10) .
where T e is the tunneling probability and E fs and E fd are Fermi levels at the source and the drain, respectively. T e is calculated by the Wentzel-Kramers-Brillouin approximation [29] T e (E) = exp −2
where κ is the imaginary wave vector in CNTs, υ F ≈ 10 6 m/s is the Fermi velocity, x is the position along the CNFET channel, and x i and x o are the positions where the electrons tunnel in and out the energy barrier, respectively (see Fig. 5 ). Equation (7) is then recast as follows for the convenience of calculations:
To calculate T e , analytical models for E c (x) are first discussed. The circles in Fig. 6 are the E c profile calculated by the numerical simulation based on the NEGF quantum transport [30] , which simulates a CNFET with a cylindrical gate-all-around (GAA) device structure and heavily doped S/D extensions. Two features are observed in the simulated E c profile: 1) a curvy profile around the top of E c (x) and 2) gradual tails extending into the S/D extensions. Three different analytical models of E c (x) are examined here: 1) a rectangular profile (named RECT in Fig. 6) ; 2) two connected exponential functions to model the curvy top of E c (x) (named EXPS in Fig. 6 )
where u's and v's are fitting coefficients, λ is the electrostatic length scale discussed in [16] , and L of is an empirical parameter functioning like an extension of the L g that captures the finite Debye length and the gate fringing field (see Fig. 6 ); and 3) a piecewise function to describe both the curvy top and the tails of E c (x) (named PIECE in Fig. 6 )
where a's, b's, c's, λ s , and λ d are fitting coefficients. By substituting (9) and (10) into (8), T e can be calculated analytically. The derivation of the coefficients in (9) and (10) as well as the analytical expressions of T e in (8) Fig. 7(a)-(c) . As shown in Fig. 7(a) , the RECT model does not fit the data well in the high V gs region (i.e., nearthreshold), because it fails to capture the characteristic of the curvy top of E c , resulting in an underestimate of I SDT ; in the low V gs region (i.e., deep subthreshold region), the RECT model overestimates I SDT due to the disregard of the tails of the E c profile; in Fig. 7(b) , the EXPS model fits the data well at high V gs but overestimates I SDT at low V gs because it also fails to capture the tails; finally, in Fig. 7(c) , the PIECE model gives the best fitting result because it considers both the curvy top and the tails. However, the use of a piecewise function in (10) could potentially result in convergence issues when implemented in Verilog-A [32] , because when a large-scale circuit is simulated in an environment like SPICE, extraordinarily large biases may be applied on the device terminals, which can potentially lead to discontinuities in (10) . As a result, the EXPS model will be used to calculate I SDT in the following analysis. Although the EXPS model overestimates I SDT in the deep subthreshold region, it can still give accurate results in the subthreshold region and warn the user of an imminent significant impact of I SDT when the L g becomes too short. Besides, the EXPS model is more computationally efficient.
As shown in [33] , the presence of I SDT significantly degrades the SS and increases the leakage power of CNFETs. To explore potential ways to lower I SDT , Fig. 8(a) and (b) shows how I SDT is affected by d, n sd , and the dielectric constant of the sidewall spacer k spa (see Fig. 1 ). As shown in Fig. 8(a) , I SDT increases exponentially with d, because κ in (7) is proportional to E g . By utilizing small-diameter CNTs, tunneling leakage can be effectively mitigated, but it also leads to lower drive current due to larger R c , and lower carrier mobility and velocity [16] . A decrease of n sd from 1 nm −1 to 0.6 nm −1 can reduce I SDT by a factor of 3.5, because as n sd decreases, the CB edge at the source is raised relative to the Fermi level, and thus less carriers are available to tunnel from the source through the barrier to the drain [see Fig. 8(a) (inset) ]. However, lower n sd gives higher R ext . As shown in the inset of Fig. 8(b) , higher k spa results in stronger gate-to-extension fringe field and leads to a wider energy barrier. To model the effect of the fringe field caused by different k spa 's, L of in (9) and implicitly in (10) are empirically related to k spa and the gate oxide thickness t ox L of = (0.0263k spa + 0.056) · t ox .
As shown in Fig. 8(b) , increasing k spa from 2 to 16 can reduce I SDT by a factor of 12 for L g = 10 nm and d = 1 nm. However, increasing k spa also causes larger parasitic capacitances and degrades the circuit speed [34] . These results indicate that lowering I SDT may degrade the speed performance (i.e., increase delay), a manifestation of the energy-delay tradeoffs. Note that (11) is a first-order approximation, and the empirical coefficients are determined by fitting the I SDT model to the numerical simulation based on a GAA cylindrical structure [30] for different values of k spa and t ox . While (11) could be changed for different device geometries, the trend should remain the same. The BTBT current (I BTBT ) is modeled in a similar approach to I SDT , except that the E c value is modeled differently E c (x) = ue −x/λ BTBT (12) where u and λ BTBT are fitting parameters. Equation (12) is employed to model the decaying E c profile at the gate-drain junction (see Fig. 5 ). Substituting (12) into (8) gives
By changing variables, a closed-form expression of t b is obtained
where ζ = −2E/E g − 1 (see [31] for detailed derivation). I BTBT is then obtained by integrating (6) numerically. The modeled I BTBT is compared against the numerical simulation in Fig. 9(a) and (b) . Similar to the discussion of the effect of gate-to-drain fringe fields when modeling I SDT , I BTBT is also a function of k spa . The higher the k spa value, the stronger the fringe fields, the more gradual the E c profile at the gate-drain junction, and the smaller the I BTBT value. Empirically, λ BTBT (nm) = 0.092k spa + 2.13 is determined by fitting the I BTBT model to the numerical simulation result. Note that phonon-assisted and trap-assisted tunneling [35] are not considered in this model, so I BTBT = 0 when V ds < E g . In addition, since the tunneling model presented in this paper is calibrated to the NEGF-based numerical simulation with a relatively simple GAA cylindrical device structure [30] assuming ballistic transport, the model aims to provide a trend instead of accurate results.
IV. CNFET PERFORMANCE ASSESSMENT
The intrinsic elements of the VS-CNFET model introduced in [16] are then combined with the extrinsic elements described in Sections II and III to assess the CNFET design space and performance. A representative I d versus V gs curve given by the complete VS-CNFET model separately identifying the current components-thermionic emission, direct SDT, and BTBT currents-is shown in Fig. 10 . It can be seen that the tunneling currents can dominate over the thermionic emission current in the subthreshold region of a short-channel CNFET.
In this section, we demonstrate the capability of the VS-CNFET model by optimizing L g , L c , L ext , and CNT diameter to minimize the CNFET gate delay (τ gate ) and estimating the requirement for CNT density (ρ cnt ≡ 1/s, where s is the spacing between CNTs, see Fig. 1 ) to meet the ITRS targets of drive current. For advanced CMOS technology, the dimensional scaling is no longer simply the scaling of L g but a multivariable optimization that targets a technology pacing objective. Fig. 11 shows the dimensional scaling trend of major foundries as well as the projections down to the so-called 5-nm technology node by linear extrapolation. While foundries tend to scale the metal-1 pitch (L M1 ) and the contacted gate pitch (L pitch , as shown in Fig. 1 
scales at a relatively consistent pace. Here, we use this L GP to pace the advancement of logic technology. The CNFET performance is evaluated at the 5-nm node corresponding to L GP = 28.1 nm, L M1 = 25.2 nm, and L pitch = 31.1 nm. The 2023 node of the 2013 ITRS projections [17] is used as a reference point, which also predicts L M1 will be scaled down to 25.2 nm in 2023 for high-performance logic. The corresponding ITRS parameters-supply voltage V dd = 0.71 V and EOT = 0.51 nm-are used as the inputs to the VS-CNFET model. Furthermore, a GAA device structure is assumed (see Fig. 1 ) in the following analysis.
Under the constraint of a fixed L pitch , tradeoffs exist between L g , L c , and L ext at the device-level. Scaling down L g Fig. 11 . Dimensional scaling trend of major foundries collected from the published data (unit in nm). The geometric pitch is defined as (metal-1 pitch × contacted gate pitch) 1/2 . The dashed lines beyond the 16/14-nm node are projections by linearly extrapolation from the nodes over the last 10 years. helps to improve the device speed because of lower intrinsic capacitance and higher drive current, but also increases the OFF-state current (I OFF , defined as the I d at V gs = 0 and V ds = V dd ) and thus the static power. Hence, there exists an optimal L g to balance the speed and power consumption. L c is preferred to be as long as possible in order to lower the R c value (ignoring the possible increase in the parasitic capacitance at the circuit level). Scaling down L ext helps to reduce R ext but drastically increase the parasitic capacitance (C par ). For CNFETs, R ext is negligible compared with R c in general, so L ext is preferred to be large.
In Fig. 12 , L g , L c , and L ext are optimized under the constraints of L pitch = 31 nm and I OFF = 100 nA/μm (by adjusting the flat-band voltage V fb ) to minimize τ gate ≡ (L g C inv + C par ) · V dd /I ON , where C par is calculated by the analytical models of [36] , in which the gate-to-extension fringe capacitance (C of ) and gate-to-contact capacitances (C gtc ) are considered (see Fig. 1 ). ρ cnt = 100 CNTs/μm is assumed. The optimal design is arrived at L g = 11.7 nm, L c = 12.9 nm, and L ext = 3.2 nm. Because the optimization goal is to minimize τ gate and R c is the major limiter of the drive current, L g is scaled down until I OFF becomes intolerable, and L ext is scaled down until C par becomes too large, in order to save space for L c . It is worthwhile noting that while the optimal design may vary as different parameters (e.g., CNT diameter) are used, the shape of the contour in Fig. 12 remains the same.
It appears in Fig. 12 here that L g cannot scale below 11 nm in order to keep I OFF ≤ 100 nA/μm, mainly due to SDT. Since SDT highly depends on the CNT diameter, the impact of the CNT diameter is studied in Fig. 13 . Fig. 13(a) shows I ON versus I OFF for different diameters. A minimum I OFF for each d is observed by sweeping V fb : as V fb starts increasing, I OFF decreases exponentially because both thermionic emission and intra-SDT currents decrease; as V fb further increases beyond a certain point, inter-SDT starts to increase and becomes dominant, so I OFF increases. The larger the diameter, the higher the I OFF value. In addition, for small-diameter CNTs, reducing V fb does not improve I ON effectively, because the R c value is so large that the I ON value is dominated by the resistance of contacts rather than the channel. In Fig. 13(b) , we co-optimize the CNT diameter, L g , L c , and L ext to minimize τ gate under different constraints of I OFF . Each point along the curves has different optimized L g , L c , and L ext . The optimal diameter increases as the constraint of I OFF increases, indicating that large-diameter CNTs are suitable for high-performance applications while small-diameter CNTs are suitable for low-power applications.
In the discussion above, the CNTs are assumed to be perfectly aligned and equally spaced, and ρ cnt = 100 CNTs/μm is assumed. This CNT density is within reach experimentally as suggested in recent reports. The highest ρ cnt to date through chemical vapor deposition is ≈30 CNTs/μm [37] . By using multiple CNT transfers, ρ cnt ≈ 100 CNTs/μm was achieved [38] . Although ρ cnt > 500 CNTs/μm has been reported in [39] by assembling solution-based CNTs using the Langmuir-Schaefer method on a target substrate, the CNTs were not well aligned and the measured R c ≈ 3 M /CNT, about 100× the value reported in [23] . While high ρ cnt has been reported in these works, the control of CNT pitch still remains to be a challenge. Variations in the CNT pitch can degrade CNFET performance and reduce circuit yield. The issue of CNT variations has been discussed in [10] , and is out of the scope of this paper.
To estimate the ρ cnt required for CNFETs to deliver enough drive current (assuming no variations), Fig. 14 shows I ON versus ρ cnt with a fixed I OFF = 100 nA/μm; d = 1.2 nm is used for the analysis, because it is the diameter measured in the experiments that the model is calibrated to [16] ; L g = 11.7 nm and L c = 12.9 nm are used according to the optimization result from Fig. 12 . At L c = 12.9 nm, 2R c ≈ 70 k per CNT, and ρ cnt ≈ 180 CNTs/μm is needed in order to meet the 2013 ITRS target of I ON = 1.33 mA/μm (corresponding to L M1 = 25.2 nm); whereas when R c can be reduced to zero, the required ρ cnt can be lowered to 40 CNTs/μm.
V. DISCUSSION
The analysis in Section IV exhibits the potential of scalability of CNFETs down to L pitch = 31 nm and capability of delivering high drive current with ON/OFF ratio >10 4 . It is important to review the assumptions made in the analysis. The interface between the gate dielectric and the CNTs is assumed to be perfect, i.e., hysteresis of the I -V characteristics [8] is negligible, and the short-channel effect (e.g., SS degradation and Drain-Induced Barrier Lowering) is determined purely by electrostatics. Recent progress in the CNT-dielectric interface includes the use of Y 2 O 3 and LaO 3 as gate dielectrics to reduce the interface traps [40] , [41] and interface passivation to alleviate the hysteresis [8] , [42] . The CNTs are assumed to be perfectly aligned and equally spaced. The imperfect alignment and variation in the CNT spacing result in delay variations and potential functional failures. Process techniques to achieve a good CNT alignment have been improved over the years [43] . Design techniques can be employed to overcome these imperfections at the modest cost of area and energy consumption [10] . Nonetheless, improvement in the material is still strongly desired. The CNTs in a single device are assumed to be identical in diameter, carrier mobility, and velocity. However, Cao et al. [9] measured the distribution of CNT diameter and mobility, showing that the variations are not negligible. As these imperfections are considered, the projections described in Section IV need to be adjusted, but the general conclusion should remain unchanged (e.g., tradeoff between contact resistance and tunneling currents due to the selection of CNT diameter).
Since the CNT diameter is shown to have a great impact on R c , I SDT , and thus the CNFET performance, we next revisit the model and discuss its validity. The dependence of R c on d is characterized in (3) by E 00 , which can be viewed (loosely) as the inverse of the Schottky barrier width at the metal-CNT contacts. Smaller E 00 leads to higher sensitivity of R c to the CNT diameter. In this paper, E 00 = 32 meV is extracted from [20] . However, the detailed experimental studies on the dependence of R c on d are still lacking, and whether smalldiameter CNTs will lead to such a large R c (see Fig. 3 ) that the drive current of CNFETs becomes too small for practical applications needs to be verified by more careful investigation. On the other hand, though large-diameter CNTs can give lower R c , it also causes high tunneling leakage current. As shown in Fig. 8, I SDT increases drastically as d increases. The model of tunneling currents developed in Section III is calibrated to the numerical simulation [30] . However, to date, only a few experimental works have observed I SDT in the Si-MOSFET with L g = 8 nm [28] , and the experimental observation of I SDT in CNFETs has not been reported yet. For a CNFET with L g = 9 nm and d ≈ 1.3 nm, as reported in [3] , I SDT is expected to be appreciable, but has not yet been clearly observed. One manifestation of I SDT is the degradation of SS. Temperature-dependent measurement of SS can be helpful to identify the existence of I SDT : if I SDT is not prominent, the SS will decrease as the temperature goes down; and if I SDT is significant, the SS will not decrease but remain relatively unchanged as the temperature goes down, as described in [28] . Since large-diameter CNTs can provide higher drive current, research on whether the tunneling current in scaled CNFETs is tolerable or not is of crucial importance, and the temperaturedependent measurement is suggested to be an effective means to identify the existence of I SDT .
VI. CONCLUSION
We present data-calibrated analytical models for the metal-CNT contact resistance, direct SDT, and BTBT leakage currents in CNFETs, which are integrated with the intrinsic model elements to arrive at a complete CNFET model for performance assessment. We predict that a density of 180 CNTs/μm is required to meet the ITRS targets of OFF-state and ON-state currents at the 5-nm technology node corresponding to 25.2-nm metal-1 pitch and 31-nm contacted gate pitch assuming no variations; in contrast, a density of 40 CNTs/μm would be enough if the parasitic contact resistance can be eliminated. The experimental demonstrations of >100 CNTs/μm are available today [38] , but whether these are sufficient for highly scaled CNFETs remains to be seen, depending on R c optimization and diameter selection, as discussed in this paper. The in-depth study of R c and its dependence on d is highly desirable in order to identify further device design points for the CNFET technology in the sub-10-nm nodes.
